



**Europäisches Patentamt
European Patent Office
Office européen des brevets**

(11) Publication number:

0 190 931
A2

12

EUROPEAN PATENT APPLICATION

(2) Application number: 86300786.0

(51) Int. Cl.⁴: H 01 L 27/06

22 Date of filing: 05.02.86 -

⑧ Priority: 05.02.85 JP 20474/85

(4) Date of publication of application:
13.08.86 Bulletin 86/33

 Designated Contracting States:
DE FR GB

⑦ Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA
2-3, Marunouchi 2-chome Chiyoda-ku
Tokyo 100(JP)


(72) Inventor: Majumdar, Gourab c/o Mitsubishi Denki K. K.
Kitaitami Seisakusho 1 Mizuhara 4-chome
Itami-shi Hyogo-ken(JP)

(74) Representative: Wright, Peter David John et al,
R.G.C. Jenkins & Co. 12-15, Fetter Lane
London EC4A 1PL(GB)

54 Monolithic bipolar MOS switching device.

(57) A semiconductor device in which, in a planar type bipolar transistor having a collector layer (22) in a substrate side, a base layer (23) formed on the collector layer (22) and an emitter island (24) formed in the base layer (23), a groove (25) is provided in the emitter island (24) to reach at least the interface between the base layer (23) and the collector layer (22) to form a conductive film (27) through a dielectric film (26) in the groove as to be employed as a gate electrode of a MOS-FET thereby to implement a monolithic parallel Bi-MOS device, while the base electrode (28) of the bipolar transistor (40) and the gate electrode (29) of the MOS-FET (50) are connected with a help of diodes including a zener diode (10) thereby to implement a monolithic three-terminal parallel Bi-MOS switching device of small chip size.

FIG.6



~~TITLE MODIFIED~~
see front page

TITLE OF THE INVENTION

Semiconductor Device

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to a semiconductor device, and more particularly, it relates to a semiconductor device monolithically implementing a high-speed and high-frequency three-terminal switching device by connecting a bipolar power transistor and a
10 power MOS-FET (metal-oxide semiconductor field-effect transistor) in parallel with each other.

Description of the Prior Art

Generally employed as high-speed and high-frequency switching devices are Bi-MOS devices (combinations of
15 bipolar power transistors and power MOS-FETs) of various circuit configurations. Description is now made on some of the circuit configurations of the conventional Bi-MOS devices.

Fig. 1 shows the circuit configuration of a
20 conventional switching device which consists of a Darlington-connected Bi-MOS device. With reference to Fig. 1, the circuit configuration of the conventional device is now described.

An n-channel power MOS-FET 2 and an npn bipolar power
25 transistor 3 are Darlington-connected with each other.

Namely, the drain of the MOS-FET 2 is connected with the collector of the bipolar transistor 3 while the source of the MOS-FET 2 is connected with the base of the bipolar transistor 3. A shunt resistor 4 is interposed between 5 the base and the emitter of the bipolar transistor 3 while a freewheeling diode 5 is provided between the emitter and the collector of the bipolar transistor 3 in an electrically forward direction in view of the emitter. A driver 1 supplies switching signals between the gate of 10 the MOS-FET 2 and the emitter of the bipolar transistor 3. The driver 1 also supplies the signals between the gate of the MOS-FET 2 and one end of the shunt resistor 4.

Fig. 2 is a sectional view of the Bi-MOS device as shown in Fig. 1.

15 Referring to Fig. 2, the n-channel MOS-FET 2 is formed of an n^+ -type semiconductor substrate 11 having relatively high-concentrated n-type impurities, an n^- -type epitaxial semiconductor layer 12 formed on the n^+ -type semiconductor substrate 11 and having relatively low-concentrated impurities, a p-type impurity-diffused 20 region 13b formed in a predetermined region on the n^- -type layer 12, an n^+ -type impurity-diffused region 14b formed in the p-type region 13b and a gate electrode 17 formed in a predetermined region on the n^- -type layer 12. An 25 electrode interconnection 18b is provided commonly for the

p-type region 13b and the n⁺-type region 14b. The n⁺-type substrate 11 is provided on its surface with a conductive film 10 which, in turn, serves as an electrode.

The n⁺-type region 14b serves as a source region,
5 while the n⁻-type layer 12 and the n⁺-type substrate 11 serve as drains. An inversion layer (channel) is formed in a region of the p-type region 13b under the gate electrode 17.

The npn bipolar transistor 3 consists of a collector
10 region formed of the n⁺-type substrate 11 and the n⁻-type layer 12, a base region consisting of a p island region 13a formed in a prescribed region on the n⁻-type layer 12 and an emitter region consisting of an n⁺-type region 14a formed in the p island region 13a. As obvious from Fig.
15 2, the drain region of the MOS-FET 2 and the collector region of the bipolar transistor 3 share the n⁻-type layer 12 and the n⁺-type substrate 11.

Operation of the conventional device is now described with reference to Figs. 1 and 2.

20 In turn-on operation, the driver 1 supplies a pulse of positive voltage (voltage in view of the gate of the MOS-FET 2; this also applies to the following description) between the gate 17 and the source 14b of the MOS-FET 2. When the positive voltage pulse exceeds threshold voltage
25 between the gate and the source of the MOS-FET 2, the

MOS-FET 2 is turned on whereby a current flows between the drain 11, 12 and the source 14b through the channel formed in the p-type region 13b. The current serves as the forward base current to the bipolar transistor 3 to cause 5 saturation between the base and the emitter, whereby the bipolar transistor 3 is turned on.

In turn-off operation, the driver 1 supplies a negative voltage pulse (voltage in view of the gate of the MOS-FET 2; this also applies to the following description) 10 between the gate and the source of the MOS-FET 2, whereby the MOS-FET 2 is turned off. In response to this, a reverse bias base current to the bipolar transistor 3 flows through the collector 11, 12, the base 13a and the shunt resistor 4, whereby the bipolar transistor 3 is 15 turned off. The switching operation has been performed in the aforementioned manner.

In the above described three-terminal monolithic Darlington-connected Bi-MOS device, however, the MOS-FET 2 and the bipolar transistor 3 are in Darlington operation 20 and hence effects of bipolar operation are remarkable, whereby the following problems are caused:

(a) The switching speed of the bipolar transistor 3 is only slightly higher than that of an ordinary bipolar-transistor, resulting from the storage time thereof.

(b) The reverse bias safely operating area is substantially similar to that of the ordinary bipolar transistor.

5 (c) Secondary breakdown with respect to the area of safety operation is substantially identical to that of the ordinary bipolar transistor.

(d) The shunt resistor 4 is provided in order to flow the reverse bias current for turning off the bipolar transistor 3, and hence the base current at the time of 10 turning-on is bypassed through the shunt resistor 4.

(e) In the monolithic configuration, reduction of the chip size is restricted since the MOS-FET and the bipolar transistor are formed in different regions on the same substrate as shown in Fig. 2.

15 Fig. 3 shows the circuit configuration of a conventional three-terminal cascode-connected Bi-MOS device for high-speed switching operation, which is formed in a hybrid manner. With reference to Fig. 3, description is now made on the circuit configuration and operation.

20 An n-channel MOS-FET 2 and an npn bipolar power transistor 3 are cascode-connected with each other. Namely, the drain of the MOS-FET 2 is connected with the emitter of the bipolar power transistor 3, while the source of the MOS-FET 2 is connected with the collector of 25 the bipolar power transistor 3 through a freewheeling

diode 5. Further, the source of the MOS-FET 2 is connected with the base of the bipolar power transistor 3 through a DC (direct current) voltage source 6. A driver 1 supplies switching signals between the gate and the 5 source of the MOS-FET 2. The freewheeling diode 5 is electrically forwardly connected in view of the source of the MOS-FET 2. The DC voltage source 6 is so connected as to apply forward bias voltage between the base and the emitter of the bipolar transistor 3 and supply a necessary 10 base current. Description is now made on the operation.

In turn-on operation, the driver 1 supplies a positive voltage pulse between the gate and the source of the MOS-FET 2. When the applied pulse voltage exceeds threshold voltage between the gate and the source of the 15 MOS-FET 2, the MOS-FET 2 is turned on. In response to this, a current flows out from the DC voltage source 6 as a base current to the bipolar transistor 3, then flows between the base and the emitter of the bipolar transistor 3, and further flows between the drain and the source of 20 the MOS-FET 2, whereby the bipolar transistor 3 is turned on.

In turn-off operation, the driver 1 supplies a negative voltage pulse to the gate of the MOS-FET 2, whereby the MOS-FET 2 is turned off. As the result, the

output path of the emitter of the bipolar transistor 3 is cut off whereby the bipolar transistor 3 is turned off.

The three-terminal cascode-connected Bi-MOS switching device in the aforementioned structure has the following 5 disadvantages:

(a) The voltage source is provided for applying forward bias voltage between the base and the emitter of the bipolar transistor 3 whereby the driver 1 and the voltage source 6 are required as driving circuits, and 10 hence the device is increased in size in comparison with an ordinary device. Further, the base current flows through the voltage source 6, whereby power loss is increased in driving the device.

(b) Voltage drops are caused in both of the MOS-FET 2 15 and the bipolar transistor 3, whereby the power loss in an ON state is increased in comparison with ordinary bipolar transistor and MOS-FET.

(c) It is considerably difficult to form the device 20 in monolithic structure.

(d) The external size of the entire device is increased in a hybrid combination.

Fig. 4 shows the circuit configuration of a conventional four-terminal parallel-connected Bi-MOS device for high-speed switching in hybrid structure. With 25 reference to Fig. 4, description is now made on the

circuit configuration and operation of the four-terminal parallel Bi-MOS device.

An n-channel MOS-FET 2 and a bipolar power transistor 3 are connected in parallel with each other. Namely, the 5 drain of the MOS-FET 2 is connected with the collector of the bipolar transistor 3, and the source of the MOS-FET 2 is connected with the emitter of the bipolar transistor 3. A freewheeling diode 5 is connected between the emitter and the collector of the bipolar transistor 3 (between the 10 source and the drain of the MOS-FET 2) in an electrically forward direction in view of the emitter (source). A driver 1 supplies signals for switching operation between the gate and the source of the MOS-FET 2, while a base driving current source 7 supplies signals for driving the 15 bipolar transistor 3 between the base and the emitter of the bipolar transistor 3. The operation of this device is now described.

The driver 1 supplies a positive voltage pulse to the gate of the MOS-FET 2, which in turn enters an ON state. 20 In synchronization with the positive voltage signal from the driver 1, the base driving current source 7 supplies a current pulse to the base of the bipolar transistor 3. The bipolar transistor 3 enters an ON state in response to the current pulse, whereby the MOS-FET 2 and the bipolar 25 transistor 3 perform parallel switching operation.

- However, the switching speed of the MOS-FET 2 is higher than that of the bipolar transistor 3, and hence a load current flowing from a C/D terminal (junction between the drain of the MOS-FET 2 and the collector of the bipolar transistor 3) is first bypassed by the MOS-FET 2, to flow out from an E/S terminal (junction between the source of the MOS-FET 2 and the emitter of the bipolar transistor 3). Then the bipolar transistor 3 is turned on responsive to saturation between the base and the emitter, whereby
- 10 the current flowing from the C/D terminal to the E/S terminal is divided according to the ratio of the voltage drop between the collector and the emitter of the bipolar transistor 3 to that between the drain and the source of the MOS-FET 2.
- 15 In turn-off operation, the driver 1 causes to supply any positive voltage to the gate of the MOS-FET 2, while a negative current pulse is synchronously supplied to the base of the bipolar transistor 3. The current flowing between the collector and the base of the bipolar
- 20 transistor 3 is extremely small in an ON state (because of non-saturation between the collector and the base), whereby the storage time is short and the device enters an OFF state at a high speed.

The four-terminal parallel-connected Bi-MOS device in the aforementioned discrete structure has the following disadvantages:

- (a) The device requires two driving circuits, i.e.,
 - 5 the driver 1 for driving the MOS-FET 2 and the base driving current source 7 for driving the bipolar transistor 3, whereby the driving circuit formed of the two driving circuits is increased in scale.
- (b) It is necessary to supply the base current from
 - 10 the base driving current source 7 to the bipolar transistor 3, whereby electric power loss is increased in driving.
- (c) It is considerably difficult to design the MOS-FET 2 and the bipolar transistor 3 to be synchronized
 - 15 in switching operation.
- (d) Since the MOS-FET 2 and the bipolar transistor 3 are separately driven by the two driving circuits, a dV/dt phenomenon may be caused when they are not synchronized in switching operation.
- 20 (e) The device is in hybrid structure, whereby the external size thereof is increased.

Fig. 5 shows the circuit configuration of a conventional three-terminal synthesis Bi-MOS device for high-speed switching. With reference to Fig. 5,

description is now made on the circuit configuration and the structure of the circuit.

In the circuit as shown in Fig. 5, an n-channel power MOS-FET 2 is Darlington-connected with a bipolar power transistor 3, while the bipolar transistor 3 is cascode-connected with a MOS-FET 9. Namely, the drain of the MOS-FET 2 is connected with the collector of the bipolar transistor 3, and the source thereof is connected to the base of the bipolar transistor 3. The emitter of the bipolar transistor 3 is connected with the drain of the MOS-FET 9, while the collector thereof is connected with the source of the MOS-FET 9 through a freewheeling diode 5. The freewheeling diode 5 is connected in an electrically forward direction in view of the source of the MOS-FET 9. A zener diode 8 is interposed between junction S_1 of the source of the MOS-FET 2 and the base of the bipolar transistor 3 and the source of the MOS-FET 9 in an electrically reverse direction in view of the terminal S_1 . A driver 1 supplies switching signals to both of the gates of the MOS-FETs 2 and 9. Description is now made on the operation.

In turn-on operation, the driver 1 supplies a positive voltage pulse between the respective gates and sources of the MOS-FETs 2 and 9. In response to this, the MOS-FETs 2 and 9 are both turned on. A current flowing

between the drain and the source of the MOS-FET 2 flows as a forward bias base current to the bipolar transistor 3 through the junction S_1 , whereby the bipolar transistor 3 is turned on. Breakdown voltage of the zener diode 8 is set to be larger than the total sum of saturation voltage between the base and the emitter of the bipolar transistor 3 and the voltage drop between the drain and the source of the MOS-FET 9, so that all of the base currents do not flow through the zener diode 8.

In turn-off operation, the driver 1 supplies a negative voltage pulse to the gates of the MOS-FETs 2 and 9. In response to this, the MOS-FETs 2 and 9 enter OFF states, whereby the output path of the emitter of the bipolar transistor 3 is cut off. In response to this, the collector current of the bipolar transistor 3 flows as a reverse bias current through the collector and the base to be bypassed through the zener diode 8, whereby the bipolar transistor 3 is turned off.

The synthesis Bi-MOS device in the aforementioned discrete structure has the following disadvantages:

(a) After the MOS-FET 9 is turned off and the emitter of the bipolar transistor 3 is cut off, the reverse bias current flows by way of the collector, the base and the zener diode 8 resulting from the stored charges in the

bipolar transistor 3, whereby the reverse bias safely operating area is narrowed.

(b) The collector current flowing through the bipolar transistor 3 is bypassed through the zener diode 8 during the storage time in turn-off operation, and hence electric power loss is increased with increase in zener voltage of the zener diode 8.

With a conventional synthesis Bi-MOS device, the zener voltage of the zener diode 8 is set to be larger than the total voltage of the saturation voltage between the base and the emitter of the bipolar transistor 3 and the voltage drop between the drain and the source of the MOS-FET 9 so that the base current can not be bypassed through the zener diode 8 in turn-on operation. Thus, inevitably increased is the electric power loss in the zener diode 8 during the storage time in turn-off operation.

(c) The feedback capacitance (capacitance between a gate and a drain) of the MOS-FETs 2 and 9 and the inductance of this circuit construct an oscillation circuit, which may oscillate in turn-on operation to break the device.

(d) Electric power loss in the ON state of the device is increased by the total of the voltage drop across the

MOS-FET 9 by ON resistance thereof and the saturation voltage drop across the bipolar transistor 3.

(e) Required are the MOS-FETs 2 and 9 and the bipolar transistor 3, whereby the chip size is increased.

5 Further, this device is in the largest size within Bi-MOS devices in hybrid combinations.

Three types of Bi-MOS transistors (cascade, cascode and parallel combinations) are disclosed in "A Comparison Between Bi-MOS Device Types", M. S. Adler, IEEE Power

10 Electronics Specialists Conference, June 1982, pp. 371-377.

SUMMARY OF THE INVENTION

Accordingly, it would be desirable to overcome the aforementioned disadvantages of the prior art 15 and provide a three-terminal Bi-MOS device of high efficiency which can be provided in monolithic structure of small size and is applicable to an inverter or chopper device capable of high-frequency operation at a frequency over 100 KHz.

20 A Bi-MOS semiconductor device according to the present invention is in such structure that, in a bipolar transistor having a collector layer on a semiconductor substrate, a base layer formed on the collector layer and an emitter island formed in the base layer region, at least one groove is formed to reach at least the interface 25 between the base layer and the collector layer from the

surface of the bipolar transistor in the interior or peripheral region of the emitter island, so as to be employed as a gate electrode of a MOS-FET.

Further, in order to form a three-terminal switching circuit, the electrode formed at the groove is connected with a base electrode of the bipolar transistor through diodes. The diodes consist of a constant-voltage diode and high-speed diodes which are connected in parallel with the constant-voltage diode.

10 With the aforementioned structure, the present invention has the following advantages:

(1) The emitter island serves both as the emitter of the bipolar transistor and the source of the MOS-FET while the collector layer of the bipolar transistor functions as 15 the drain of the MOS-FET, whereby the MOS-FET and the bipolar transistor are connected in parallel with each other, to be applicable to a high-current/high-voltage device.

(2) The MOS-FET and the bipolar transistor are 20 monolithically formed in the same region, and hence the chip size is substantially similar to a bipolar transistor of a similar current/voltage rating.

(3) The clumper of the constant-voltage diode and the high-speed diodes is employed between the gate of the

MOS-FET and the base of the bipolar transistor, whereby the device can be driven by one small driving circuit.

(4) The bipolar transistor performs operation in a quasi-saturated or active region by the constant-voltage diode provided between the gate and the base, whereby stored charges are reduced and the reverse bias base current of the bipolar transistor is extremely reduced, which results that a reverse bias safely operating area is increased.

(5) The MOS-FET and the bipolar transistor are connected in parallel with each other, and further the bipolar transistor is made to operate in the quasi-saturated or active region, whereby high-speed switching operation is enabled.

These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

20 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram showing a switching device employing a conventional Darlington (cascade)-connected Bi-MOS device;

Fig. 2 is a sectional view of the Darlington-connected Bi-MOS device as shown in Fig. 1 in monolithic structure;

5 Fig. 3 is a circuit diagram showing a switching device employing a conventional Bi-MOS device of a cascode combination;

Fig. 4 is a circuit diagram showing a conventional four-terminal parallel Bi-MOS switching device;

10 Fig. 5 is a circuit diagram showing a conventional synthesis Bi-MOS switching device;

Fig. 6 is a diagram showing sectional structure and interconnection with an external circuit of a monolithic Bi-MOS switching device according to an embodiment of the present invention; and

15 Fig. 7 is a diagram showing an equivalent circuit configuration of the monolithic three-terminal Bi-MOS switching device as shown in Fig. 6.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Description is now made on an embodiment of the 20 present invention with reference to Figs. 6 and 7.

Fig. 6 shows sectional structure and connection with an external circuit of a semiconductor device monolithically formed of a MOS-FET and a bipolar transistor according to the present invention. The 25 semiconductor device is cut along the periphery of an

emitter island in Fig. 6. The structure of the Bi-MOS semiconductor device is now described.

A collector layer consisting of an n^+ -type layer 21, an n^- -type layer 22 formed on the n^+ -type layer 21, a p-type base layer 23 formed on the n^- -type layer 22 and a plurality of emitter islands (n^+ -type layers) 24 (shown only in one in Fig. 6) are prepared as start material through conventional manufacturing steps. In the present embodiment, a plurality of grooves, preferably each as to form square pillars, are formed in the peripheral regions of the emitter islands 24 at a constant pitch using a reactive ion beam etching process. The grooves 25 are so formed that the bottom surfaces thereof reach at least the interface between the p-type layer 23 and the n^- -type layer 22. Exposed surfaces of the grooves 25, the n^+ -type layer 24 and the p-type layer 23 are covered by with oxide film 26. A polysilicon layer 27, serving as an electrode, is formed on the oxide film 26 on the grooves 25. Further, a base electrode 28, a gate electrode 29 and an emitter/source electrode 30 are provided in predetermined regions on the polysilicon layer 27. A passivation film 31 for protecting the surface of the device is formed by, e.g., phosphor glass (PSG) on the surface except for the electrodes 28, 29 and 30. A conductive film 20 is formed on the surface of the n^+ -type

layer 21 opposite to the n⁻-type layer 22, to serve as a collector/drain electrode.

In the aforementioned structure, the n⁺-type layer 24 serves as both of the emitter of the bipolar transistor and the source of the MOS-FET, and the n⁺-type layer 21 and the n⁻-type layer 22 serve both as the collector of the bipolar transistor and the drain of the MOS-FET. Thus, implemented is such structure that the MOS-FET and the bipolar transistor are connected in parallel without interconnection. The grooves 25 serve as the gate region of the MOS-FET.

Further, a freewheeling diode 5 is provided between the conductive layer (collector/drain electrode) 20 and the emitter/source electrode 30 in an electrically reverse direction in view of the collector/drain electrode 20 as an external circuit for the semiconductor device to be employed as a switching device. Between the base electrode 28 and the gate electrode 29, a constant-voltage diode (zener diode) 10 is connected in an electrically forward direction in view of the base electrode 28 and a high-speed switching diode 11 in an electrically reverse direction in view of the base electrode 28 in series with each other, while a high-speed diode 12 is connected in a forward direction in view of the base electrode 28 in parallel with the diodes 10 and 11.

As obvious from comparison of Figs. 2 and 6, the MOS-FET and the bipolar transistor are formed in the same region according to the present embodiment, whereby the chip size can be remarkably reduced as compared with the 5 conventional devices.

Fig. 7 shows an equivalent circuit of the semiconductor device shown in Fig. 6. Referring to Fig. 7, a MOS-FET 40 is connected in parallel with a bipolar transistor 50. A driver 1 supplies driving pulses between 10 a gate electrode 29 and an emitter/source electrode 30.

Symbol C/D denotes junction between the drain of the MOS-FET 40 and the collector of the bipolar transistor 50, and symbol E/S denotes a connecting terminal between the source of the MOS-FET 40 and the emitter of the bipolar 15 transistor 50. With reference to Figs. 6 and 7, description is now made on the operation of the semiconductor device and the switching circuit according to the present invention.

In turn-on operation, when the level of a pulse 20 voltage supplied from the driver 1 between the gate electrode 29 of the MOS-FET 40 and the emitter/source electrode 30 exceeds threshold voltage level of the MOS-FET 40, a p-type base layer 23 around grooves 25 forming the gate region of the MOS-FET 40 is inverted to 25 an n-type layer to form a channel of the MOS-FET 40,

whereby the MOS-FET 40 is turned on. The voltage drop between the C/D and E/S terminals is determined by ON resistance and the drain current of the MOS-FET 40. When, the level of input pulse voltage from the driver 1 exceeds
5 the total voltage (hereinafter referred to as gate-to-base voltage drop V_{GB}) of zener breakdown voltage of the zener diode 10, the forward voltage drop of the high-speed switching diode 11 and the forward voltage drop between the base and the emitter of the bipolar transistor 50, the
10 input pulse voltage from the driver 1 is changed to a base current through the zener diode 10 and the high-speed switching diode 11, to be supplied to the base of the bipolar transistor 50. In the interior of the bipolar transistor 50, the base current substantially flows
15 between the p-type base layer 23 and the n⁺-type emitter layer 24, whereby saturation is resulted between the base and the emitter and the bipolar transistor 50 is turned on in bipolar operation. The MOS-FET 40 is already turned on and the voltage between the C/D and E/S terminals is low
20 at this time, and hence the base current flowing between the base and the collector of the bipolar transistor 50 is extremely smaller than that in ordinary case or no current flows therebetween as the case may be. Therefore, the bipolar transistor 50 performs switching operation in a
25 quasi-saturated or active region to result a high-speed

switching operation. At this time, it is sufficiently possible to make the storage time of the bipolar transistor 40 less than several ten nsec. As a condition required for the aforementioned turn-on mechanism, the 5 gate-to-base voltage drop V_{GB} must be higher than the threshold voltage between the gate and the source of the MOS-FET 2. In other words, the MOS-FET 40 must be turned on in advance to the bipolar transistor 50.

In turn-off operation, the driver 1 applies a 10 negative voltage pulse between a G/B terminal (junction between the gate of the MOS-FET 40 and the base of the bipolar transistor 50) and the E/S terminal, whereby both of the MOS-FET 40 and the bipolar transistor 50 are turned off. Since the bipolar transistor 50 performs operation 15 in the quasi-saturated or active region at this time, the storage time is extremely short substantially with no flowing of a reverse bias current, which generally flows through a bipolar transistor in turn-off operation. Therefore, a reverse bias safely operating area is wider 20 than that of a conventional bipolar transistor.

Although the grooves 25 forming the gate region are formed in peripheral regions of emitter islands in the aforementioned embodiment, the same may be formed in inner regions of the emitter islands to obtain a similar effect.

Further, although the bipolar transistor is of an npn type and the MOS-FET is formed as an n-channel MOS-FET, conductive types thereof are not restricted to the said ones.

5 In addition, connection of the diodes of the external circuit may be in other connecting structure so far as an effect similar to that of the aforementioned embodiment is obtained.

According to the present invention as hereinabove described, the grooves are formed in the emitter island region of the bipolar transistor to serve as a gate region of a MOSFET, whereby the MOS-FET and the bipolar transistor can be monolithically fabricated in a chip of small size. Further, the MOS-FET and the bipolar transistor are connected in parallel with each other in monolithic structure while the gate of the MOS-FET is connected with the bipolar transistor through the diodes, and hence obtained is a switching device which is in small size and capable of high-speed operation. Therefore, when the present invention is applied as, e.g., a switching device of 100A/1000V rating to an inverter or chopper device, it is possible to implement an inverter or chopper device which can perform high-frequency operation at a frequency over 100 KHz.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of 5 the present invention being limited only by the terms of the appended claims.

CLAIMS:

1. A semiconductor device comprising:
a semiconductor substrate (21, 22) of a first conductive type having one surface;
a first semiconductor layer (23) of a second
5 conductive type formed on the other surface of said semiconductor substrate (21, 22);
a second semiconductor layer (24) of said first conductive type provided in the form of an island from an exposed surface of said first semiconductor layer (23)
10 toward said one surface to be smaller in thickness than said first semiconductor layer (23); and
at least one groove (25) formed in a region of said second semiconductor layer (24), said groove (25) being formed to reach at least the interface between said
15 semiconductor substrate (22) and said first semiconductor layer (23), conductive material (27) being formed on the surface thereof through a dielectric film (26).
2. A semiconductor device in accordance with claim 1, wherein said groove (25) is formed in the boundary region between said first semiconductor layer (23) and the side surface of said second semiconductor layer (24).

3. A semiconductor device in accordance with claim
1, wherein

a conductive film (20) is formed on said one surface
of said semiconductor substrate (21, 22),

5 said semiconductor substrate (21, 22) serves as a
collector region, said first semiconductor layer (23)
serves as a base region and said second semiconductor
layer (24) serves as an emitter region thereby to form a
bipolar transistor, and

10 said second semiconductor layer (24) serves as a
source region, said semiconductor substrate (21, 22) under
said second semiconductor layer (24) serves as a drain
region and the region of said groove (25) serves as a gate
region thereby to form a metal-oxide-semiconductor
15 field-effect transistor.

4. A semiconductor device in accordance with claim
3, wherein said first semiconductor layer (23) is
electrically connected with said conductive material (27)
in said groove region (25).

5. A semiconductor device in accordance with claim
4, wherein electric connection of said first semiconductor
layer (23) and said conductive material (27) of said

groove region (25) is performed through diodes (10, 11,
5 12).

6. A semiconductor device in accordance with claim
3, wherein said first semiconductor layer (23) and said
conductive material (27) of said groove region (25) are
connected through a series body in which a diode (11) in
5 an electrically forward direction in view of said
conductive material (27) of said groove region (25) is
connected in series with a constant-voltage diode (10) in
an electrically reverse direction and a diode (12)
connected in parallel with said series body in an
10 electrically forward direction in view of said conductive
material (27) of said groove region (25) while a diode (5)
is connected between said second semiconductor layer (24)
and said semiconductor substrate (21, 22) in an
electrically forward direction in view of said second
15 semiconductor layer (24) thereby to form a
high-voltage/high-current switching device capable of
high-speed operation.

7. A semiconductor device comprising a field effect transistor (40) and a bipolar transistor (50), wherein a semiconductor region (24) forms both the emitter of the bipolar transistor and the source of the field effect transistor.

8. A device as claimed in claim 7, wherein said semiconductor region (24) is a first region of a first conductivity type and is disposed over a second semiconductor region (23) of a second conductivity type, which is in turn disposed over a third semiconductor region (22) of the first conductivity type, and wherein the first and second semiconductor regions (24,23) have edges over which is disposed a dielectric layer (26), on which in turn is disposed a conductive layer (27) to form the gate of the field effect transistor.

1/5

FIG.1





FIG.2



2/5

FIG.3





FIG.4



3/5

FIG.5






FIG.6



5/S

FIG.7





Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) Publication number:

0 190 931
A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 86300786.0

(51) Int. Cl.⁴: H 01 L 27/06

(22) Date of filing: 05.02.86

(30) Priority: 05.02.85 JP 20474/85

(43) Date of publication of application:
13.08.86 Bulletin 86/33

(88) Date of deferred publication of search report: 26.11.86

(84) Designated Contracting States:
DE FR GB

(71) Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA
2-3, Marunouchi 2-chome Chiyoda-ku
Tokyo 100(JP)


(72) Inventor: Majumdar, Gourab c/o Mitsubishi Denki K.K.
Kitaitami Seisakusho 1 Mizuhara 4-chome
Itami-shi Hyogo-ken(JP)

(74) Representative: Wright, Peter David John et al,
R.G.C. Jenkins & Co. 12-15, Fetter Lane
London EC4A 1PL(GB)

(54) Monolithic bipolar MOS switching device.

(57) A semiconductor device in which, in a planar-type bipolar transistor having a collector layer (22) in a substrate side, a base layer (23) formed on the collector layer (22) and an emitter island (24) formed in the base layer (23), a groove (25) is provided in the emitter island (24) to reach at least the interface between the base layer (23) and the collector layer (22) to form a conductive film (27) through a dielectric film (26) in the groove as to be employed as a gate electrode of a MOS-FET thereby to implement a monolithic parallel Bi-MOS device, while the base electrode (28) of the bipolar transistor (40) and the gate electrode (29) of the MOS-FET (50) are connected with a help of diodes including a zener diode (10) thereby to implement a monolithic three-terminal parallel Bi-MOS switching device of small chip size.

FIG.6



EP 0 190 931 A3



European Patent
Office

EUROPEAN SEARCH REPORT

0190931
Application Number

EP 86 30 0786

DOCUMENTS CONSIDERED TO BE RELEVANT		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
Category	Citation of document with indication, where appropriate, of relevant passages		
X	EP-A-0 055 644 (THOMSON-CSF) * Figures 3,6; page 6, lines 9-126; page 8, lines 1-30 *	1,3,4, 7,8	H 01 L 27/06
A	IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, vol. 20, no. 20, February 1977, pages 224-225, Indiana, US; S.R. COMBS et al.: "Bimodal MOS-bipolar monolithic kitchip array" * Figure 1 *	1,3,7, 8	
A	FR-A-2 110 326 (MATSUSHITA) * Figure 3; page 3, line 10 - page 4, line 10 *	1,2	
A	ELEKTRONIK, vol. 32, no. 17, August 1983, pages 53-56, Munich, DE; "Die Schaltungstechnik von Leistungs-MOSFETs" * Figure 23; page 56, left-hand column, last but one line - right-hand column, last line *	6	TECHNICAL FIELDS SEARCHED (Int. Cl. 4) H 01 L H 03 K
A	PATENTS ABSTRACTS OF JAPAN, vol. 9, no. 19 (E-292)[1742], 25th January 1985; & JP - A - 59 167 119 (HITACHI SEISAKUSHO K.K.) 20-09-1984 * Abstract *	5,6	
The present search report has been drawn up for all claims			
Place of search THE HAGUE	Date of completion of the search 04-08-1986	Examiner MACHEK, J.	
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone	T : theory or principle underlying the invention		
Y : particularly relevant if combined with another document of the same category	E : earlier patent document, but published on, or after the filing date		
A : technological background	D : document cited in the application		
O : non-written disclosure	L : document cited for other reasons		
P : intermediate document	& : member of the same patent family, corresponding document		